Select your text size  for this site here: Small Text Normal Text Large Text Extra Large Text

Note: Some of the graphical elements of this site are only visible to browsers that support accepted web standards. The content of this site is, however, accessible to any browser or Internet device.

Publications from Esther Rodriguez-Villegas (since 01/11/1998)

  Internal author     Old internal author  


Class: [A] Journal<39>  [B] Conference Paper<100>  [C] Book<2>  [D] Chapter of Book<3>  [E] Other<5>
Records 121 to 130 of 149 [Previous 10] [Next 10]
[D] "Threshold logic based adders using floating-gate circuits", Rodriguez-Villegas,E., Quintana,J.M., Avedillo,J.J. and Rueda,A., Advances in physics, electronics and signal processing applications (Publisher: World Scientific and Engineering Society Press) pp.1-5 (2002)
[Full Details]
[B] "A 10.7MHz FGMOS Low Power Sixth Order Bandpass Filter", E. Rodriguez-Villegas, A. Rueda and A. Yufera, Design of Integrated Circuits and Systems Conference (DCIS 2001). Porto. Portugal pp.68-71 (2001)
[Full Details]
[B] "A 1.5V 23MHz low power FGMOS filter", E. Rodriguez-Villegas, A. Rueda and A. Yufera, IEEE International Conference on Electronics, Circuits and Systems (ICECS 2001). Malta. pp.337-340 (2001)
[Full Details]
[B] "Low-power logic styles for full-adder circuits", J.M. Quintana, M.J. Avedillo, R. Jiménez and E. Rodriguez-Villegas, IEEE International Conference on Electronics, Circuits and Systems (ICECS 2001). Malta. pp.1417-1420 (2001)
[Full Details]
[B] "An Impedance Measurement IC for Myocardial Ischemia Detection", A. Yúfera, G. Leger, E.O. Rodriguez-Villegas and A. Rueda, Seminario Anual de Automática, Electrónica Industrial e Instrumentación (SAEEI 2001). Matanzas, Cuba. pp.1-5(index) (2001)
[Full Details]
[B] "Improved Compressor Designs Based on Threshold Logic", J.M. Quintana, M.J. Avedillo, R. Jimenez, E. Rodriguez Villegas and A. Rueda, Seminario Anual de Automática, Electrónica Industrial e Instrumentación (SAEEI 2001). Matanzas, Cuba. pp.1-5(index) (2001)
[Full Details]
[A] "A Low-Voltage Floating-Gate MOS Biquad", E. Rodriguez-Villegas, A. Yufera and A. Rueda, VLSI Design 12 (3) pp.407-414 (2001)
[Full Details]
[B] "Practical low-cost CPL implementations of threshold logic functions", J.M. Quintana, M.J. Avedillo and E.O. Rodriguez-Villegas, IEEE Great Lakes Symposium on VLSI pp.139-144 (2001)
[Full Details]
[B] "A 1.25V FGMOS Filter Using Translinear Circuits ", E.O. Rodriguez-Villegas, A. Rueda and A. Yufera, IEEE International Symposium on Circuits and Systems (ISCAS01). Sydney.Australia pp.436-439 (2001)
[Full Details]
[A] "Practical Digital Circuit Implementations Using NuMOS Threshold Gates", E. Rodriguez, G. Huertas, M.J. Avedillo, J.M. Quintana and A. Rueda, IEEE Transactions on Circuits and System II 48 (1) pp.102-106 (2001)
[Full Details]
Page 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 or [Previous 10] [Next 10] records.